Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
But my schematic of VCO is fully differential,and i have seen some papers that discuss about even numer of stage,and all of them can work in even stage, i just dont know why my circuit cant work,i put my circuit below.
x1 VDD VSS OUTN4 OUTP4 OUTP1 OUTN1 VCTL DelayCell
x2 VDD VSS OUTN1 OUTP1...
Hi,
i need to design a CDR so i want to design a 4-stage ring oscillator for my phase detector,my stage schematic is in the picture below, i use hspice to simulate this VCO,i found that when i use 3-stage , VCO works,but in 4-stage it can't be oscillate,it's so weird!! I am pretty sure the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
