Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear All,
I need your help in something related to serializing data in ULTRASCALE_PLUS FPGA.
My design has a 2bit data derived with the system clock 40Mhz and I would like to serialise it with 80 Mhz clock. I noticed that Kintex ULTRASCALE_PLUS uses OSERDESE3
IP and unfortunatly , it accepts...
HI All.
I Have special board with a FMC connector that is supposed to provide a clock signal to my FPGA board (ZYNq Ultrascale+ board zCU102 ) through some specific pins on the FMC connector. The problem is, the Pins didicated for the clock from the Vendor are non-clock input pins on my board...
Hello,
buff_in is clk_100MHz (it is. a single ended clock signal of 100 MHZ comes from the Output of the Clock wizard).
#The C input needs both rising and falling edges to output the D1 and D2 inputs.
do you mean that I should set both to 1'b1 ?..I though that it is up to the user to set...
Hello,
Hi, I am experimenting with differential outputs on the Arty A7. For this, I am using the 100MHz clock and have instantiated an ODDR then OBUFDS -- . I Have also looked through the 7-series Select-IO Resources User Guide and the only differential I/O at 3.3V is TMDS_33 IOStandard...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
