Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am trying to implement this on Xilinx 9.2i ISE...
I am unable to update the 4-bit signals(a,b and c) which are used interchangeably as input and output in the connecting blocks.
Eg. The signal c which is the output of mux is also the input of the 1st integrator. Since the values are not...
I wish to design a digital carrier generator, the diagram of which i am attaching herein..for the same i have used the following building blocks:
1> 2:1 Mux(multibit)
2> Digital Integrator (multibit)
3> A Delta function block (unit impulse function)
4> A Clock
5> A 4x4 bit multiplier, wherein...
I m trying to work on a digital integrator..i have the verilog code of the integrator as follows...
module dig_int(output reg y, input x,clock);
reg z='b0;
always @(x,z)
y=x+z;
always @(posedge clock)
z<=y;
endmodule
i used x-hdl to convert it to a vhdl equivalent..and the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
