Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by prashi_muppala

  1. P

    VLSI Job situation in USA from A fresh Masters student

    Hi Vikramgrao, I am a gradaute student in VLSI. Recently I got a job in a company as a Post-Silicon Qualification Intern. What do you think will be the scope of post silicon characterization and kind of silicon testing? I am interested more in design and am also not sure if there will be good...
  2. P

    ADPLL frequency tracking.

    Hi, I read that in adpll frquency tracking is discrete where as in an analog pll, it is continuous. Does this mean that the output frequency of the adpll can be locked to only some fixed frequencies depending on the freq resolution of adpll. For eg. if the adpll resolution is 1 MHz, and the...
  3. P

    ADPLL Output lock condition

    Thanks for your response. In the attached image u can see how the transient response looks like. The blue line indicates the reference frequency and the red line is the FB freq which is oscillating around Target. Sorry, I could not understand you properly. I figured that you want me to write...

Part and Inventory Search

Back
Top