Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by powerstar007

  1. P

    Write leveling in DDR3 controller

    ddr3 write leveling Does any body know how the implementation from the controller side look like regarding write leveling? Does the controller need to generatae any enable signals to control the delay to be added to the DQS signals and if so, how does the controller how much delay it should...
  2. P

    Need good documentation for Round Robin Arbiter Scheme

    Round Robin Arbiter Any body has good documentation for Round Robin Arbiter Scheme.
  3. P

    Verilog Newbie Question: Please Help

    there is no point of blocking and non blocking assignments w.r.t the question asked by digital-newbie. If he wants to have shift in every clock cycle, input d shoulb be toggling in every clcok cycle. Check the input "d", if u give 4'b1111 as input and at everyu clock edge u will see the o/p...
  4. P

    Possible to implement Dual port RAN with Single port RAM?

    u r approach is the one which is similar to my implementation...only thing which u need to take care is read and write at the same time with address locations and read and write with same address has to be bypassed.
  5. P

    Possible to implement Dual port RAN with Single port RAM?

    single port sram read write throughput If its ok to use two SRAM's, U can implement with two single port SRAM's.
  6. P

    DDR2 SDRAM controller

    ddr2 controller with fpga Guys, Has any body worked on the DDR/DDR2 controller. Can some one upload the code and documentation.
  7. P

    DDR2 SDRAM controller

    ddr_ddr2_sdram.zip I just wanted to look at the way they have implemented the DDR2 controller, if you have the verilog code of DDR2 controller, can you upload them.
  8. P

    DDR2 SDRAM controller

    altera ddr2 controller I dont want to implement in FPGA, Would like to check the DRAM behavioral model with the controller.
  9. P

    DDR2 SDRAM controller

    ddr2 sdram controller Does any body have DDR2 SDRAM/ DDR SDRAM controller documentation and source code, Thanks in advance
  10. P

    systemverilog assertion books availability in india

    system verilog books in india Does any body know where can we buy books on systemverilog assertion.
  11. P

    Front End design jobs in India

    all the companies in india have freezed their openings?? Is my statement true or is there some selective hiring currently going on in india
  12. P

    any system verilog assertion trainings in india

    Hi, Can any one tell me the institute names providing system verilog assertion training in india. Thanks in advance !!
  13. P

    Looking for a Digital Design Engineer Position in India

    I have 4 years of experience in Digital Design and Verification. I am planning to relocate to India. It would be great if some one of you refer me in your respective departments/company. Looking forward to get some guidance.
See more

Part and Inventory Search

Back
Top