Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by plldesign

  1. P

    full custom layout design

    is there any site we can download some layout design so that we can have some good example?
  2. P

    please introduce or supply a book on analog ic design

    where can we download the berkeley courses webcast such as ECE242 and ECE241. I remember there were on the webcast website before. is there anywhere else storing those course webcast?
  3. P

    cadence vs tanner L-edit

    please compare them with ADS, thanks. is ADS popular in IC design?
  4. P

    anyone doing burst mode VCO design?

    i am now designing a burst mode VCO as well as burst mode CDR. the previous version uses the ring oscillator, which can lock to the incoming data instantaneously. however, its oscillating frequency is low. now i want to design VCO which can oscillate at 10GHz, so i may have to choose to use LC...
  5. P

    how to get the critical field

    it is for the 0.18um CMOS technology in a formula, it requires to know Ec, the the critical field. however, the model file does not contains such parameter. so i have to calculate that value from those known params. i want to know how to do that. thanks.
  6. P

    question about phase noise of ring oscillator

    I am doing hand calculation on the phase noise of ring oscillator. The technology is 0.18 um. I am using Hajimiri's theory, and follow his thesis "Jitter and Phase Noise in Electrical Oscillators". I used the formula of (5.17). (5.17) reads as: L(dw) = (8/(3*eta))*(kT/P)*(Vdd/Vchar)*(f0^2/df^2)...

Part and Inventory Search

Back
Top