Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i am working with soc -encounter. while routing the no violations were reported.
but when verified with calibre -lvs its showing 4 incomplete nets. when checked for same nets in soc - E those are no connected as required.
what would be the reason & how to overcome such violations.
thanx yadav
At the sign-off stage how to overcome denity violations?
i tried editFixWidewires but it dint help much.
Can you please suggest any solution?
@yadav: am getting these viloations at the sign-off stage affter adding bufers to componsate transViolation. So, does deleting these nets causes deleting any of those buffers added?
Also how to fix SI(signal integration) errors?
how to fix fanout violations?
i already did seOptMode -fixFanoutLoad true
fallowed by optDesign -preCTS. so how to fix the violations manually?
What is the difference between preCTS, CTS, postCTS & postCTS_hold steps?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
