Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
EDA tools advertisement
Hi all!
I'm working in Alphachip LLC in Russia. It's not a new company, it's previous name is Microstyle. In the past we cooperate with Motorola and Freescale Semiconductor.
Now our management is looking for new close relationships with foreign partners in the field of...
Hi all!
I'm trying to use .usim_emir Ultrasim option fo EM/IR-drop analysis of memory circuit.
Unfortunately there is a little literature about this opportunity of Ultrasim. But recently I've found one 2007 year presentation...
convert flat to hierarchical
Hi all!
Could anyone please tell me if there is any tool or program that allows us to convert flat netlist to hierarchical netlist?
Thanks in advance!
Could you please answer the following question:
Is there any influence of the transistors on each other when they are far away?
And if yes - what is the influence? Maybe substrate current or something else?
Thanks in advance!
common centroid differential pair
Unfortunately, I don't have design manuals where I can figure out this plots :(
Besides Spectre simulation shows that both common-centroid and far-away layout provide GHz range. Transistor length is 0.35 um.
Is there any equation that shows the distance between...
differential pair common centroid layout
But I saw the working scheme of LNA using this kind of layout. That's why I've got this question.
How can I evaluate the mismathch between two transistor in the layout of this kind. Usual Spectre modeling doesn't take into account geometrical disposition...
common centroid layout of analog transistors
Hello all!
I've got the next problem:
I'm designign the LNA for RF (about 1GHz). I have one issue with designing of layout of the differential pair.
There is a usual way of design - using of common-centroid techique for differential pair. But...
Re: RF Layout
dipnirvana, thanks!
Unfortunately I don't have device specification, because I have to design such device :)
So I need information about usual RF layout design. Besides I need it for my diploma :)
Any suggestions? Maybe some books?
ROM books
Hello all!
Could anyone please advise me some books (or maybe papers) about ROM. Especially I need the information about ROM bit cell, read path, sense amplifier and so on.
Thanks in advance!
RF Layout
Hello!
Could anyone please advise me useful books about RF circuits layout design. I know there are many books about RF circuits in itself, but I need those, which explain special features of RF layout.
Thanks in advance!
celtic cdb
I guess my question is not understandable. :)
I'll try to explain:
I want to use CeltIC to check my circuit for glitch noise or crosstalk violations on the gate level. Is it possible?
And if not - what tool can I use to do this, i.e. to operate on the gate level of my circuit?
I hope...
can celtic take timing windows from pt
Thanks a lot for your answers!
But I've got another question :)
Our company makes memory (RAM) and so we give different views of our memory to the customers. One of this view - is .cdB. The next files are the input for make_cdb utility to create .cdb view...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
