Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Hold
If one tries to fix hold timing violations at synthesis or any stage before CTS, that would mean adding extra buffers to insert delay when there is no good idea of what the delays are. Although Hold violations fixed prior to CTS may not re-appear after CTS, but may result in...
Re: FPGA Timing
I think Hold timing the router should be able to solve. However for setup time violations you should add pipeline in timing critical paths. If you really have function which cannot split with a pipeline, writing your RTL in boolean equation (of-course the optimised ones) does...
9/12 track standard cells
Suppose you have a NAND gate. Now with same W/Ls of transitor if you make layout in 9 tracks and 12 tracks, then 12 track NAND gate layout would be somewhat in thinner but taller by 33.33%. Since it is taller that means there is more space horizontally available for...
Hi,
This is almost liking asking one to write book. Deepsubmicron Physical design is full of issues, SI, EMI, cross-talk, parasitics, leakage all correlated. WHy don't you write specifically what are the issues you are facing
cheers
Parikshit
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
