Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
lvds ac coupling circuit
Hello
I looked at some IEEE papers, and it seems source termination is rarely used (a few papers seem to be suggesting it). The source termination will help if the receiver impedance has a mismatch with the cable impedance. I think I have seen even one commercial...
prewarping for discrete filters
Hello
Look at the bilinear transformation- used to convert from a continuous function to a discrete transfer function. Warping is a part of this transformation, and prewarping is trying to negate like tan^-1(tan wc)) = wc.
Bupesh
lvds dc coupling
Hi
I would expect scope to be a high-impedance probe, and in case it is 100 ohms then I think it should be one with differential inputs. LVDS needs a current loop and the termination should between the positive and negative outputs. The termination on board will come useful if...
lvds has more ac impedance mismatch
No I do not think you should use 100 ohms resistors for common-mode sensing- effectively it means you have to double your current output for the same swing.
Are LVDS drivers source terminated as well? I think the answer to this question is your solution.
Bupesh
sigma delta sndr
In SDM anything out of signal bandwidth is supposed to be filtered out and hence is not used in SNR calculation- however, any tone in signal bandwidth will still affect SNR and SNDR.
In Nyquist sampling the whole bandwidth is signal bandwidth and hence has to be counted.
Bupesh
Re: integrator
There is a parameter gmin (normally I think it is set at 10^-12 pS-) which is used to simulate the resistance of off transistors.
I think you can change it in options in tran analysis.
Bupesh
delta filter
g moves the NTF zero from dc to somewhere in-band (is a real resonator). In synthesizeNTF you can ask it keep all the zeros on dc or to optimize them.
Bupesh
Sorry I gave the wrong reference, memory plays tricks some times, the actual reference is:
A single-ended 12-bit 20 Msample/s self-calibrating pipeline A/D converter
Opris, I.E.; Lewicki, L.D.; Wong, B.C.;
Solid-State Circuits, IEEE Journal of
Volume 33, Issue 12, Dec. 1998 Page(s):1898 -...
mos saturation
Vb > Vcn -Vthn means the bottom NMOS device is in saturation. Similarly, for the PMOS device Vdd - Vp > Vdd - (Vbp -Vthp) means the top device is in saturation.
Bupesh
No S3 sets the OTA input common-mode- you can use the same idea for a fully-differential amplifier. Also, it means you are using an OTA which can have same input and output common mode.
Bupesh
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
