Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello! I am working with TSMC 180nm IO Library. They have provided me with GDS, SPI and LEF files. How do I use these files to pass LVS in Cadence.?
Can I create a schematic and symbol view from these files or should I include these files while performing LVS?
Thanks in advance for the help...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
