Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by nozone

  1. N

    how do determine LF bandwidth in fractional-N PLL?

    1/10 rule is for integer PLL, for fractional-N, the ratio needs to be much higher, e.g. 10MHz reference with 100KHz loop filter bandwidth, but it can still offer you fine resolution, such as 10Hz, of course can be 200KHz too.
  2. N

    Why Shielding lines are connected to VSS not to VDD

    what is shielding in analog layout if you use the ptap on a p-substrate, you must connect to VSS, if you use NWELL and ntap(which make the size bigger) as guard ring, it must be connected to VDD. if it's metal, yeah, I agree that the VSS is uaually more stable and available.
  3. N

    Info about LVT, HVT and SVT cells and their impact on low power designs

    lvt hvt usually you can first synthesis with only the low Vt cells, then optimize it, it will replace some of the non-critical cells with high Vt cells so that it can reduce the leakage power, and meet the timing requirement at the same time.
  4. N

    A Question About Calculating FFT in Delta Sigma Modulators

    seems we also need to apply windows while doing the fft, so that it have better match
  5. N

    Does Layout engineers complete DFM and release the GDS?

    DFM some software can do it, such as double the vias and do CAA, so that the yield can be higher
  6. N

    how to connect bulk to a different point in layout

    yes, we have triple well process, so I will just do it. thanks for all the answers
  7. N

    how to connect bulk to a different point in layout

    In the cmos rf circuits, we have a stacked design, if I want to connect the bulk for upper nmos transistors to a higher voltage instead of gnd, what's the best way of connecting them in the layout? should I use a dnw+pwell? thanks in advance.
  8. N

    rf mixer Lo and RF driver mode ?

    it's confusing, sometimes we talk about saturation mode, for the amplifier, it's non-linear for the signal, for the cmos transister, it's the normal working area instead of going into triode region, so need to be clarified.
  9. N

    How to place transistor in layout XL (ic5141)???

    you need to install icc11241 for the router, which is not part of ic5141 package
  10. N

    Metal on Poly or diffusion

    I have one of this question too, if we want to reduce the resistance of the poly, can we connect it to the M1 with vias directly, that means the M1 will be routed directly above the poly for gate.
  11. N

    Selecting architecture for an adder in Cadence

    adder architecture maybe you can synthesize it using digital design flow and import it to virtuoso environment.
  12. N

    where can I find the Neocell Setup Wizard

    I installed the neocell under both linux and solaris, but I could not find the neocell setup wizard in the neocell menu, does anybody know where is it? thanks in advance, nozone
  13. N

    How to choose a topology for bandgap design?

    Bandgap design cetc1525, what's the advantage for using pure CMOS to implement the bandgap if my process has the laternal pnp available.
  14. N

    Has any body used the RFDE from @gilent

    if so, how do you feel about it?

Part and Inventory Search

Back
Top