Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Nokia 6210 interface
thanks blackops
but please i need an answer for the second part of my question..if i got the cable then what??
use AT commands directly:) or that fbus which is confusing me alot:'(
hey all;
i'm a newbie and it is my first time to interface a mobile phone ..
i wanna interface nokia 6210 with a UART in my PSOC..after some search i found that this can be achieved via DLR-3 cable
i searched on this type..I found many topics on how to build a self made DLR-3 and they...
Re: PSOC help
THANKS Prabakaran FOR HELP
i wanna add that my PSOC has a USB and i use Nokia 6210..how the interface can be done??
please i wanna details as it is my first time ever to work on PSOC
thanks alot in advance
hey all,
this is my first time ever to use a PSOC so please i need your help,
i wanna to send sms from the psoc to a nokia phone..can i connect the nokia phone to the USB port in CY8C24794 and use AT commands??
how can i achieve that?can anybody help me in details please??
thanks alot in...
Hi all
i'm making an optical tranciever in which takes its data from a 100M network card
the output of the interface circuit that converts the output of the card from MLT-3 to NRZ is ECL logic while the input to the TRX is TTL
WHICH means i need a diffrential ECL to diffrential TTL and vice...
Re: clock synthesization
thanks alot for your replies
but actually i have tried what you have both said
i wanna to change the current state of my state machine to athe next state when bup changes (either falling or rising) when i wrote that:
if (bup'event) then
state<= next_state
in...
please all,
i wonder if synthesizing doesn't support clock statements
i'm working on a state machine that changes the state on either edge of a clock
when synthesizing that always give me that error:
unsupported Clock statement
please i need your help urgently
thanks alot in advance
STATE MACHINE
Hi all,
please i have a problem in writing a code for simple state machine on xilinix
this is the code and the errors always appear in process2 at every (when) it just says that (unexpected when,expected end)!!!!
here is the code:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use...
Re: beginner question
thanks alot for your reply
actually i will explain my project code:
a filter is supplied by it's frquency zeros and poles from a finite state machine
the values of these poles and zeros are in decimal so i donn know how to express the out port type of the state machine...
hi all,
i feel it is very silly question but it is my first trial ever to write a vhdl code so please help me
how can i write decimal numbers in vhdl??i.e 1.2 when i wrote it in binary form vhdl can't understand it
any help???
thanks alot.but what is the idea that can be acheived as a graduation project in ofdm
i know one idea is the implementation of ofdm reciever..any more ideas??
Added after 1 minutes:
thx alot for ur help
and hey guys any more ideas i really need that ASAP
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.