Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by nkp6195

  1. N

    2T or 3T model of resistor

    Dear All, I am working with a finfet based PDK and noticed that there are two options available for the high-R resistor: 2 terminal or 3 terminal. In my understanding, there should be no difference between the two since high R is by itself a thin film based resistor and therefore the body...
  2. N

    No decaps for a DC sensing application

    Dear All, I am working on a reliability test chip and need to stress devices way higher than normal. The chip is all about stressing devices and sensing voltages. The nominal domain (consisting of shift register, etc) has a good amount of decaps but I am considering not to add any decaps to the...
  3. N

    [SOLVED] Does a post layout (calibre / hspice) sim reveal unintended forward biased diode

    Thank you for your responses ! As you correctly pointed out, LVS was, infact not completely clean. LVS passed with stamping conflicts and ERC did not pass. I ran LVS again and verified the ERC error: 'ptap connected to VDD'
  4. N

    [SOLVED] Does a post layout (calibre / hspice) sim reveal unintended forward biased diode

    Dear All, Recently, we encountered an issue in one of our chips where someone accidentally connected a psub guard ring to VDD instead of GND. Post chip tapeout we noticed heavy leakage current whenever input voltage was given to the pad in which the guard ring was connected with the opposite...
  5. N

    [Moved]: Guard Ring / Well Tie for a dc test circuit

    Re: Guard Ring / Well Tie for a dc test circuit Thanks for the response ! Still looking for answers to qs 2 and 3. Just to clarify, although the core transistors have no guard rings, as you correctly pointed out, the purpose of putting a single guard ring at the intersection of the two VDD...
  6. N

    [Moved]: Guard Ring / Well Tie for a dc test circuit

    Dear All, I am designing a circuit for dc stress characterization of an array of transistors. I have two voltage domains in this circuit sharing a common ground (Stress Voltage and Nominal Voltage). The stress voltage comes from a bare pad whereas nominal voltages are esd protected. Testing...

Part and Inventory Search

Back
Top