Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello ,
Logic and Reg in System verilog are 4 state variables and are of user defined size . What is the difference between them .If none what is the use of having two data types?
I have a main clock . I should divide the clock according to the number present in a 32 bit register which keeps on varying at regular intervals . Can some one suggest me how this can be done ?? The duty cycle of the new clock should be 50 % or anywhere close.
I tried in the following manner ...
I was going through some verilog stuff , I came across this . I dont have a clue ,Can anyone help me what the author is trying to say
Just as it is important to write code at a level of abstraction where vectors are the primary data type, it is also important to write code which does not...
What is a meta-stable state?
What can be done to design
around it?
What precautions should be
taken when sending signals
between flip-flops on
different clocks?
Thank you guys for your help , I am still very new to programming
I had not run the program before , I just had done it theoretically
integer ix;
always @(*) begin
res=0;
rv=0;
diff=Diff;
for(ix=0; ix < 24; ix=ix+1) begin
rv = { rv[22:0], diff[47:46] };
diff={ diff[45:0],2'b0};
if( {...
/The circuit synthesizes for 2 Mhz clock need to make it synthesize able for 200 MHz clock
// This module calculates the positive circle coordinate Y given X
// with a radius of R
// It is not very well written, but this provides students with
// an opportunity to improve the design :-)
//...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
