Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
I have a question here regarding the ICT file
I am new to using the SOC encounter
I wanted to generate a captable
When trying to generate the captable the tool is asking for the ICT file
I dont have any idea of this file at all.
If any one can help me in getting this ICT file and...
Some times the not-mapped points are due to the sequential merging of the logic during the synthesis
Look in to your synthesis log file if there are any sequentially merged statements present .
If present then add the instance equivalences constraints in the do script and run the lec and this...
Re: race around condition in flip flops
consider 2 flops A ,B The clock is assumed to be reaching the both flops at the same time ideally.But practically it does not happen.There is a delay in the arrival of the clocks for A and B .Suppose the flop A is holding some data when the clock for A...
After running the lec using conformal i have the following non equivalent points
core_inst/adder_primary_first/resample_inst/regdata1_reg[4] -golden
core_inst_adder_primary_first_resample_inst_regdata1_reg_4_inst/U$1
how to resolve this noneqivalent points
how exactly do i need to write in...
Does the "elaborate design" in LEC do any synthesis? does it generate any netlist?because in my lec dofile has the following steps
read design .............
elaborate design -golden
set root module abc_core -golden
read design -verilog
xyz_lec.v
-revised -lastmod
set root module abc_core...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
