Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by mushi_mushi

  1. M

    different dac architectures

    I have a R2R comparator that has a FOM=freq/power=100MHz/4uW
  2. M

    Comparator simulations - which parameters ?

    Comparator simulations you can measure the kick back but i don't know how?
  3. M

    suggest an amplifier/comparator

    is is important power dissipation or not?
  4. M

    need useful references for comparator or S/H design

    Circuit desing said before the proper size for latch section usually is minimum size. also if possible the size of other sections are minimum for reduced parasitic cap. about Propagation Delay: Do you say you want a circuit with 2.5GHz speed?
See more

Part and Inventory Search

Back
Top