Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi can any one help me with the ribbon wire bind model in HFSS< I have tried modeling it on my own PIC attached but it doesnt seem to improve response as compared to normal round wire bond,
Can any one have a look and see if it looks right?
Thanks.
Usman
Hello,
Can any one provide me the K connector Model in HFSS, I have been trying to do so on my own but seems like its very tough job,
Also if there is any simple way of doing it? Can any one help on that please ?
Thanks
Usman
Hello, I need some help with GSG pad design . We all want to design it as a 50 ohm impedance line but once the line is tapered obviously the impedance is changed. How can one determine that whats the impedance in the taper section and after that because the ports at the input would give the...
Hi John thanks for the answer but my confusion is still there . I am again attaching the picture it explains what I am asking
<a title="help CPW.JPG" href="http://obrazki.elektroda.pl/4733060900_1382436448.jpg"><img src="http://obrazki.elektroda.pl/4733060900_1382436448_thumb.jpg" alt="help...
https://obrazki.elektroda.pl/2594780400_1380473142.jpg
- - - Updated - - -
- - - Updated - - -
Johnjoe this is the top and side view of device I am designing. Now my question is the middle section impedance should be close to 50 0hm. I am not sure that how can I design tapered CPW bond...
Actually I need a CPW-CPW transition. I am attaching an image file which shows the transition. It starts with CPW which is tapered to CPW again. The GSG tapper is sitting on to substrate directly then the middle section metal is sitting on layer of semiconductors. Then the output CPW is again...
https://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5596226&tag=1
This is some work I did in my bachelors. It was done using amplifier ICs but it will give you idea atleast,
Thanks,
Usman
Hello,
I am trying to design a CPW taper. How can I make sure that my tapered CPW is 50 ohm?
Any one has suggestions or guidelines which one can follow?
I am also interested in exponential tapering. But couldnt figure out exactly how to taper in HFSS?
Youe help will be appreciated.
Thanks...
Port refinement error (port touching internal object)
Hello,
I am trying to simulate the tapered CPW design which I imported from GDSII file. The basic Idea is to calculate the port to port impedance and calculate S params
Now the HFSS is giving this error with the waveport.
HFSSDesign2...
Can somebody help me with DC thickness? I have version 14 of HFSS and if I keep the DC thickness of metal to infinite results are fine and if the option is "assign the DC thickness automatically" then results are strange.
Could can one guide me with the significance of DC thickness?
regards,
Usman
Hi,
I am simulating a multilayer semiconductor wave guide structure with metal on top in HFSS which is a straight wave guide as shown in picture 1.
I have to do impedance measurement using TDR but I dont understand how does it work. I am doing the interpolating sweep and normalizing the...
Hi,
I am trying to simulate ungrounded CPW in HFSS. In parallel I am using the txline caculator to get impedance for different dimensions of CPW. But using the same details of CPW from Txline calcultor in hFSS is not giving the same value of impedance. Can some one have a look at my model and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
