Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Timing Closure
Huge difference in the current frequency after synthesis and your required frequency .......it seems you need to modify your code again .
to start with you can go xilinx website and have a look at application notes and take some schemtic of some protype board , i guess that will be a good starting point .
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.