Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mpatel

  1. M

    Designing DDC(digital down converter)

    Hi, There is no library for DDC in either Xilinx ISE or Matlab. DDC is any application, you have to make this application by comprising all different modules according your need. If you are following GSM standards, there is a demo available "GSM DOWNCOVERTER" in Simulink. It is also...
  2. M

    Designing DDC(digital down converter)

    Hi 1. IEEE.std_logic_1164 is general purpose library for all VHDL code. In ISE installation, you can find a programme called "Xilinx Core Generator". It generates IPs. You can configure many parameters for any components. NCO, Multipliers, FIRs are available. Once you finish with the...
  3. M

    Designing DDC(digital down converter)

    Hi, One month as a beginner is extremely difficult to implement this task. 1. Do one thing, instead of writing your VHDL code, use IP cores readily available in Xilinx ISE. You can find cores for FIR, CIC, DDS/NCO/DCO. 2. RF frequency does not matter now. You transferred it to IF. Tell me IF...
  4. M

    Designing DDC(digital down converter)

    Hi, It is a fundamental thing of communications engineering. You need to read a book on basics of digital communications. And another thing is that each down converter is custom made for particular frequency requirement. So source codes from others work may not help you on first hand. If not...
  5. M

    implementation of CDMA in FPGA

    Yes, I know that CDMA has been implemented on FPGA but I meant to say that doing alone as a project is very lengthy and tough task. Well, one suggestion. Start with implementing Simulink model. There are lot of examples on CDMA. It is the best way to elaborate the design. You will get lot of...
  6. M

    Help me design an audio to PCM circuit

    Hi, I worked for Digital Communications on FPGA but never designed anything for audio processing algorithms. I would like to capture audio signals, usually from Microphone, into digital format and process them for converting into digital sequence like PCM-NRZ. I have heard about...
  7. M

    implementation of software in FPGA, Xilinx

    Spartan 3 has Microblaze processor (32 bit). Also, you can insert 3rd party soft processors like ARM Cortex. You will required Xilinx Platform Studio to write soft code and make HW/SW design. By the way, C/C++ is very easy to implement on FPGA but not sure about Java.
  8. M

    implementation of CDMA in FPGA

    complete CDMA system on FPGA as a project is impossible. You can implement some part of it. Also, you need to do lot of verification and system level design in other ESL softwares. e.g MATLAB, SystemC or others. Addition: Are you planning to implement only CDMA algorithm (e.g. PN sequence and...
  9. M

    Clock Generation logic

    You need external oscillator (Crystal) to generate source clock. 100 MHz oscillator is available. If you want to generate from other clock frequency then use FPGA's inbuilt PLL/DCM. If you want to generate for the simulation purpose, use time command in your testbench. hope it helps
  10. M

    I have a problem in creating a signal in vhdl counters

    Problem will come only after you start to write the code
  11. M

    Simulink to FPGA implementation

    Two options: Option 1: For Altera FPGAs, you can use DSP Builder and design complete digital system within Simulink. Option 2: Use Simulink blocks and build the filter and generate HDL from the Simulin model. It is an automatic process but consider the fact that only some of the Simulink...
  12. M

    Can you use both clock edges in an FPGA?

    Hi, The code written above can not be synthesized. But there is a solution. You need to use two different processes, one at positive edge and other at negative edge. After your processes finish you need to write a logic to select your signals and transfer the value to the output. Please read...
  13. M

    matlab in Design development

    Try to make Simulink model from your algorithm and then replace it using System Generator blocks. It is better to have Simulink model in any case of dealing with hardware design. If your algorithm is written in .m files then use Xilinx AccelDSP. I developed signal processing algorithms and...
  14. M

    Need schematic of a DC-DC down converter

    Re: DC-DC down converter Hi Tahmid, But this circuit may not work at high current. I need to design to measure the voltage at very high current level, ranging from 1 A to 25 A. Thanks Mukesh
  15. M

    Need schematic of a DC-DC down converter

    Re: DC-DC down converter Hi Tahmid, Actually I want to measure the voltage level of the DC source using electronics circuit but at such high voltage electronics does not work. Therefore, I want to decrease the voltage level to 5V or 3.3 V. If the DC source voltage is lower, the output of my...

Part and Inventory Search

Back
Top