Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by moytroy

  1. M

    lvcmos and VRN pins of fpga

    hi does any one know the configurations of vrn and vrp pins of virtex4 fpga if the pins are configured as lvcmos33. thanks in advance
  2. M

    License Problem: modelsim...Any Idea?????

    hi, first perform the license status enquiry from the license manager i.e. flexlm tool check that your server does not have firewall enabled. if every thing is alright then configure your server for a service then start the service. and in the client PC where you use modelsim give the license...
  3. M

    Code coverage in modelsim

    code coverage using linux modelsim is it possible to do any of the coverage with the place and route results in Modelsim SE?
  4. M

    Difference between Block RAM and Distributed RAM in FPGA

    what is distributed ram hi, in a symmetrical array FPGA(eg.Xilinx) block RAMs are dedicated elements present inside FPGA. usually they run parallel inside FPGA. its possible to have both single port as well as dual port block RAMs. In dual port block RAMs both the ports operate at...
See more

Part and Inventory Search

Back
Top