Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by moorthi

  1. M

    serial communication between 2 PC

    the cable toy are using must have 3 wires PC1 TX - PC2 RX PC1 EX - PC2 TX GND - GND and you should check you are using any control signals. If you are using basic communication no flow control or Xon flag is required
  2. M

    Which FPGA is better to use?

    If you are going to use only HDLC you can go for any low end devices with 6-12 thousand gates. But if you are going to use it as a module for some other communication block, better go for high end FPGA's like Virtex or Spartan Series form Xilinx or APEX III or Cyclone devices from ALTERA.
  3. M

    What is FPGA and how are they programmed?

    Re: fpga FPGA- Field Programmable Gate Arrays- in which the programmable hardware logic cells (LC)/ logic elements (LE) are sram based and can be programmed using a program device. You can program using c language also but the c code must be converted into EDIF format in which the FPGA LEs or...
  4. M

    What is meant by dedicated lines or leased lines?

    Dedicated line - A dedicated line is a telecommunications path between two points that is available 24 hours a day for use by a designated user (individual or company). It needs to be connected to the other end for every call or data transfer( i.e modem connection should be established for each...
  5. M

    Shannon-Fano Encoding and Shannons Binary Encoding

    Re: Shannon-Fano shannon fano coding --www.nist.gov/dads/HTML/shannonFano.html Shannon binary cding--www.essrl.wustl.edu/~jao/itrg/shannon.pdf
  6. M

    Looking for materials on encryption fundamentals

    Re: help encryption you can get some information at h**p://islab.oregonstate.edu/koc/Publications.htm. and h**p://islab.oregonstate.edu/koc/Teaching.html He is one of the poineer in the area of VLSI and FPGA implementation of Cryptographic algorithms
  7. M

    How to set lock condition for ADPLL

    Hi If anybody knows to keep lock condition for ADPLL Kindly share it with me --moorthi
  8. M

    phase freequency detector

    I hope this may help you
  9. M

    pesudo random number generator

    check this http://www.ciphersbyritter.com/
  10. M

    ADPLL component - how to design it?

    Re: ADPLL Design need help Check this
  11. M

    ADPLL component - how to design it?

    Re: ADPLL Design need help Check at this
  12. M

    Mathematical background for LFSRs

    Re: help with LFSRs Check at this place http://www.ciphersbyritter.com/GLOSSARY.HTM
  13. M

    help regarding final year project

    Look at these pages for details http://csrc.nist.gov/CryptoToolkit/ **broken link removed**
  14. M

    Algorithm for video encryption

    Re: video encryption Hi you can try any of the MPEG-3 or MPEG-4 video compressing algorithms. they interally have samll encryption block. If you are searching for video encryption algorithm you'll get the same answer. So go through the MPEG-3 or Mpeg-4 and try to modifey or put your own...

Part and Inventory Search

Back
Top