Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi ,
A discret MOS with 600V breakdown voltage is used in our project. I want to model this MOSFET. So I used one foundry's HV model and get a simlilar I-V curve. But the breakdown voltage is only 40V in simulation .
How can I enchance the breakdown voltage in spice model. The...
Hi all,
In our SOC, analog part works in 3.3V, and digital part works in 1.8V. Our power down mode needs digital part sending power down signal to power down analog circuits. So 1.8V to 3.3V levelshifter is needed.
If I sim the level shifter with 1.8V down and 3.3V unchanged, the...
Hi all,
I designed some I/O and passed ESD test. But customer asks me to lower rise/fall time of voltage output for reducing EMI. I donot know how to do with it . Firstly I think I can segment output driver of IO pad, but it seems it is not very useful.
Can anybody show me how to...
what type of ring is it
Thank you, Diemilio!
I found its frequency to voltage ( to inverter supply voltage ) is
(vc -vt)^2/( N*vc*C*(1/kn+1/kp)^(-1) ), if vc >>vt, then it is linear, but in actual case vc is about
2~3 vt, so this pullzes me. It is not so linear but many people use this topology.
current starved oscillator
Hi all, I'v seen this ring oscillator several times , but I didnot know its performance. Does anyone give me some paper about it ? thank you in advance!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
