Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
may I ask which technology are you using? I have same problems with NANGATE 45nm. They are before nano route, after preroute P&G rails. It seems there are some pins in the library too close to the power rail after preroute.
For me it seems it is library problem, not tool's problem.
Correct me...
Hi,
I generated a path delay fault pattern in Tetramx which can detect 264 faults reported by ATPG; However, when I use this pattern as external pattern to fault grade these 264 faults, none is detected. This is wrong, because the pattern should detect all the faults. But there is no error...
soc encounter apr
Hi,
I tried rail-analysis with AstroRail but it always gave me quite small IR-drop values, <10mV which I expected it to be around 100 mV. However, with SOC Encounter, the IR-drop is usually what I expected, like ~100mV.
Does anyone also see this difference?
Regards,
Meshell
cadence rc extraction
You can export the DEF file and extract it in StarXCT if you have synopsys license.
Or using Encounter QRC if you have that license.
ict interconntect technology
Hi,
does anyone use cadence SOC encounter to do the nangate 45nm design? How do you run RC extraction if you use SOC flow? I am using native RC extraction, detail mode, however, It needs Interconnect technology (ICT) input file to generate capacitance tables...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
