Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
can any one tell me the circuit for finding number of 1's in a vector ..say 8 bit vector in a Single clock cycle. output should be 4 bits(bcos all 8 bits can be one)
Re: FIFO problem
i think minimum fifo depth size is 4. we should consider maximum rate.So, we can write only 7 words in 10 clk cycles.This can be random so in 20 clk cycles we can write maximum 14 words. in reading side,only 10 words are read in 20 clk cycles..so minimum depth is 4.
correct...
Can any one tell me the companies which does frontend design in India. i have 3+ yrs exp in Front end design in Europe. Now,Looking for a job in Inida. can any one provide list of companies?
Re: About Hard Macro
Hardmacros are nothing but analog fullcustom blocks surrounded by some digital logic. Used in applications where we require less area ,power and speed
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
