Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mbright

  1. M

    Are there a lot of job opportunities in electronics in USA??

    Re: Are there a lot of job opportunities in electronics in U it's hard to compete with local ppl in ASP. In china and India, students work very hard and are well trained in EECS, besides they are much cheaper then hiring a foreign engineer.
  2. M

    Cadence DRC setup problem

    Just installed a new PDK for Cadence. When I do DRC for layout, it keeps showing error like # INFO I/O PADS = WIREBOND# Could anyone give me some suggestion on how to fix this problem? I'm not a CAD guy:(
  3. M

    VCO simulation in Cadence

    cadence vco oscillation tricks i just simulate a very basic LC cross-coupled VCO in Cadence. trans analysis. It's weird to me that the results is subjective to simulation time. say when simulate 20ns, I can see the oscillation wave, while if i change to 10ns or 30ns, the wave is gone and...
  4. M

    How to cancel offset in OpAmp?

    Re: offset cancellation also, how does the floating gate tech. help in this case? floating gate in analog means u can adjust the charge stored on it therefore the Vth. normally for low-power application. do u mean this can help to improve the Vth matching? for cap feedback, do u mean...
  5. M

    Is layout certificate exam a useful qualification ?

    Re: layout certificate? i don't get it. why it's useful when u find job? it will help u on promotion?
  6. M

    Analog IC Design Prospective

    wanna earn lots of money? then u must find the killer application. as analog IC related, either consumer electronics : say build-in DC/DV(high quality comparable to cannon products ) cell phone . mini-cinema in car. Or biomedical micro-chip, say implanted into human body to dynamically...
  7. M

    Low Power (uW) Analog CMOS IC Design

    hi Colbhaidh once again, i'm confused. As power consumption in analog IC is mainly due to DC biasing (and the biasing current is always there), why bother the leakage? It’s true, that makes the transistor a bad switch, and will cause signal leakage, CFT etc. But those r performance issue, not...
  8. M

    What is the future for CMOS Analog IC Designers ?

    biomedical signal is analog in nature, and if u wanna process it through the powerful digital machine, u need a mixed signal interface anyway. whther EE designer play a big role in that industry? who care. coz it's always the boss who play the big role. As a emplyee, u r slave no mater EE or...
  9. M

    How to cancel offset in OpAmp?

    Re: offset cancellation yes, offset is a problem. but talking about the gain stage, generally the gain comes from the ratio of capacitor in a SC circuits, and i don't think the offset will be amplified in that way. and normaly, the offset of a opamp is a constant value, thus not hard to...
  10. M

    Problems concerning 90nm CMOS

    90nm hspice library i have the same question. com pushed for 90nm design. anybody have 90nm analog exp? to resolve biasing issue, no coscade sturcture allowed, not mention gain boost tech. does that mean it becomes very simply signal stage amp? similar to those used for RF? then how to...
  11. M

    Analog IC Design Prospective

    Colbhaidh's post is really informative. i appreciate that. my question: AS to so called "advanced nosie cancellation techniques", seems to me most of them r just duplicate ur circuits more and more and then applied a inverse CK(or any noise source), is the overhead a little bit high? could u...
  12. M

    How to design a mixed signal IC?

    Re: mixed signal IC? i'm working on mixed-signal SoC. Challenges actually lay on fab. but not design. An Intel manager have claimed that SoC is dead meat for the high cost, while TI try all they can to fight back.
  13. M

    What is the future for CMOS Analog IC Designers ?

    analog ic professor why u say that about ADC? DC-DC(especially on-chip, if possible), power managment IC will be hot, i promise.
  14. M

    Analog IC Design Prospective

    For multi-thresholds: It is basically a power issue. As I said power consumption in analog IC is mainly due to DC biasing current, means no tricks on switching factor. Multi-threshold is desirable since when u scaling VDD, u can still have decent signal swing by scaling Vth, besides the leakage...
  15. M

    Analog IC Design Prospective

    how to become an analog ic design Seems to me that quite a few ppl on this board r doing analog IC design or relative stuff. Let us share and discuss some idea and prospective in the area. 1. Shrinking feature size. Digital has come to 90nm, while analog doesn’t scale that fast and has a...

Part and Inventory Search

Back
Top