Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all. I'mtrying to start simulation of mixed-signal design using spectreVerilog. I created config view. While creating netlist I've got such errors:
All interface elements are from analogLib. Can anyone help me?
Re: problems for export LD_ASSUME_KERNEL=2.4.1 on Mandriva 2
What version of the kernel are you using. Post here
uname -r
What happens when you write in terminal
export LD_ASSUME_KERNEL=2.4.1
I have the same problem in FC6. It all about LinuxThreads and NTPL in last versions of the kernel.
Cadence troubles on FC4
HI! I successfully installed IC5033 on my FC4 and worked fine over several month. But when I start to capture very big ADC schematic my Virtuoso Schematic began to die. When I select a property of some unit - it shows them, but when selecting another unit it doesn't...
Common-mode voltage of the input differential signal is 1V. Vdd is 1.8V. What kind of output stage could a use to get several tens or hundreds KOhms? CM voltage of output diff signal approximatly 1V.
Hi!
Does anyone have some papers on current comparators?
I must develop current comparator with fully differential input and differential voltage output. Can anyone help me?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.