Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi guys, I hope all is fine. I have seemingly a simple question, for the schematic below i want to connect the voltage source nets to all the input pins of the compenet; i know that one solution is to add wires to these pins and name them same names as the power nets
but for a large design...
Hello all,
In my digital design kit, there are many folders
gds
lef
symbol
synopsys
verilog
and so no ,,,
what i want to do now is that, i want to import the schematic of every standard cell into virtuoso.
the problem is that, i did not find the folder called "Schematic" or "virtuoso" in...
Hi everybody,
I need a good reference book to help me making good projects and examples in digital design and computer architecture
i love these fields and already have the concepts of them and i've learned the verilog hdl and the next step for me is to make some projects and examples
in...
Hello all,
I'm preparing for my graduation project which is (a Verilog implementation of the all digital phase locked loop )
and asking if you can recommend me any good books or references about this topic, and any tutorials on how to make the chip layout
on cadence and calibre . (i really...
@ads-ee
I started new project and used the same file and the error had gone,
although i did not edit anything !
but thank you very much for your time :)
Hello Friends,
In PicoBlaze softcore microcontroller of Xilinx i've got the HDL file of the instruction ROM and i've made the top level HDL file which combines both the
PicoBlaze softcore uC and the instruction ROM but when synthesizing in xilinx web pack , this error appears...
I'm interested in the filed of digital design and i prefer using the verilog HDL so can you help me to find projects can be implemented using verilog ?
i've bought the spartan 3E kit board and willing to do nice projects on it .
What's your best books on FPGA prototyping and projects using...
Finally i've found the solution to this problem!
on this topic
https://www.edaboard.com/threads/104093/
check this post
i've tried it and it works like a charm!
Thanks a million.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
