Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I created the layout of my design using encounter and then imported it to cadence icfb. When I do the LVS check, the netlist matches but the number of pmos and nmos in schematic and that in layout are different. What might be causing this problem ? and how can LVS match when the number of...
Razavi book says: When inversion layer is being formed in a MOSFET, as the Vg becomes more positive, the holes will be repelled from the gate area leaving the negative ions behind and it forms a depletion region. When the negative ions are present in that region, why is it called depletion...
Hi,
How to analyse the circuit below when M3 is connected from Vout to Vin ? Will that affect the Vout ? How Vout vs Vin curve looks like ?
M1,M2 and M3 are identical.
Hi, I have recently started working in an organization as a silicon validation engineer (Bangalore). How is the scope for this domain ? And is it possible to switch to some other profile like verification or design after 1 or 2 year ?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
