Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by looneytune

  1. L

    What utilization are users seeing at 65nm?

    65nm utilization what util are users seeing @ 65nm with tsmc lib.
  2. L

    The difference between cworst, rcworst, cbest, rcbest

    cworst rcworst thank you. rcworst gives worst [max]delay, yes? rcbest gives best [min] delay yes? so this give max and min timing... why run cworst, cbest/ wat dos this tel us.
  3. L

    The difference between cworst, rcworst, cbest, rcbest

    can one explein diffarence betwen cworst, rcworst, cbest rcbest
  4. L

    why do test clocks have to be balanced during Cts ?

    test clocks hallo, why do test clks have to be balanced during Cts. can they not skew on tester machine
  5. L

    can someone explain the purpose of the xortree?

    xortree can someone explain the purpose of the xortree (with some brief detail if possible).
See more

Part and Inventory Search

Back
Top