Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by llbaobao

  1. L

    Question about manual fix timing violation in SOC encounter

    Thank you for your reply! Can you give me a example to give me a more detailed explain? thanks !
  2. L

    Question about manual fix timing violation in SOC encounter

    Can someone tell me some ways that can be used to manual fix the timing violation in SOC encounter? Now I did a case about 100MHz, Now there is about a timing slack about 0 ~ -1.8ns for about 40 reg2reg paths. Other paths are already ok. I let the tool itself to fix the timing violation...
  3. L

    waffle transistor structure

    I do not know much about this. But I do see the waffle transistor structure in some tape out designs(not powerMOSFET), and the result is OK.
  4. L

    height of the standard cell

    I think : 1. wire pitch 2. available routing resource 3. target cell density in a certain area 4. target max circuit speed decides some aspects of std cell's height
  5. L

    Why inverting amp don't suffer from CM rejection ration?

    Thanks! Really for the time you spent on my question!
  6. L

    Why inverting amp don't suffer from CM rejection ration?

    Thank you for your reply! If an amp used in feedback, Vinn ≈ Vinp then as you reply "The common mode voltage range of an opAmp is the input voltage range, where (for Vinp ≈ Vinn) the amplifier works correctly." That is to say, the common mode voltage range = input voltage range?
  7. L

    Why inverting amp don't suffer from CM rejection ration?

    Thank you! For I look in the book that the common vlotage=(Vinp + Vinn)/2 then if give the inverting amp's inp half of the supply as reference, then the inn is half supply, So I think the common vlot is half supply. According to your reply, the common volt = ( (delta Vinn) + (delta Vinp))/2...
  8. L

    Why inverting amp don't suffer from CM rejection ration?

    I found in the books that " Inverting op amps do not suffer from common-mode rejection ration effects when the amplifier inputs are permanently at ground for dual supply applications or half the supply voltage in single supply applications. The non-inverting amplifier configuration has a...
  9. L

    Extracting power nets only from layout

    Use a rule script to see the distribute of a certain net, such as power or ground, is a quick way, but may sometime still have error due to oversight. Maybe use a power simulation software to simulate the volt drop and EM is more accurate.
  10. L

    what is the feedback type of the inverting amp?

    thank you very much! Though I have studied many theories, I can not use them freely. Thank you.
  11. L

    what is the feedback type of the inverting amp?

    Though I have read the feedback chapter in books, still I can not analysis it. The simplest inverting amp use what kinds of feedback? volt-volt feedback? current-volt feedback? or others? Please help me.
  12. L

    Still ESD issue -output pin protection at reversed power

    Re: Still ESD issue maybe use two back to back diode to substitute the orginal one diode can take effect?
  13. L

    what is single side junction?

    thanks, i will go forward this issue.
  14. L

    what is single side junction?

    Sometimes I found in bipolar process, there are "single side junction". But I do not know what is single side junction, Can anyone tell me ? or give me some link to explain this? Thanks very much!
  15. L

    A question about NPN tr layout

    The leftmost line is ground line. This is certain. according to the circuit analysis, the comb like area is collector, that's all. of course, such analysis maybe wrong.

Part and Inventory Search

Back
Top