Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: FLOORPLANNING
1- Where floorplanning step is placed in the design flow ?
In general, the Floorplanning will be after the RTL Synthesised and befor the Placement.
2- What is the percentage of time taken by this task in the ICs design ?
For the PD, the Floorplanning will spend about 15~20%...
Would you please send your resume to sabeesh.pbal@wipro.com, he is a technical guy on VLSI related. I am not sure whether you are good enough or not. At least you can have a try!
Re: Wireless-USB
In my opinion, it may not.
Just like the telephone we used today. There are so many good-designed cell phone in the world with high performance for so many years, but we still use the wired phone in our daily life. I do not think the wired phone will disappear in the near future!
Dude, I am doing some research on the bluetooth baseband. I find in the Bluetooth Hop Selection Kernel, the input F of the second ADD operator need to do some sequential remainder process before it input into the ADD operation which is not mentioned in the BT Spec. Is there anyone can help me to...
Re: H264 Bitstream
Avi, thanks a lot!
When I get this mp4 files, it will not be the typical bitstreams that i want for this verification. To improve my coverage, is there some typical bitstream that I can buy from some vendors?
Thanks again!
Dear Guys,
Is there anyone can help me to know how can I download the H264 Bitstream from the Internet?
I am design the C model for the H264 decoder now, would need the related bitstream to verify the C model, and then need this Bitstream to verify my RTL code.
Re: Moving into Front End
I think maybe I can share my experience on this with you. I had worked about 2 years on the backend, and later worked more than 4 years on the front-end now. I can not support you too much, one good sugguestion from myside is that: Buy a simple FPGA, and write the RTL...
As I konw that, the "Datapath Compiler" is generally used to sythesis those design target for high speed and with a lot of arithmetic calculations. Just like the CPU datapath. I do not think it need special library to support, but need special license for your Design Compiler. Why not check with...
I think in general, the speed, the power, the area (the cost increased or decreased), and even the different process will be trade-offed in our design. In some design, we do not need high speed, while in others this is the core-competency.
Anyway, it is always good to know how to make your...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
