Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I need help for a project requirement using Cadence Virtuoso as per below:
• Use the 5G standard.
• Pick one subject:
–Low-Noise Amplifiers
–Mixers
–Oscillators
–Power Amplifiers
•The circuit must use MOSFETs (no BJTs).
The 45-nm process employed.
•The bias level for the circuit should be...
Thank you for your support, it worked now. However still one pending issue tried to check what is wrong and still stuck.
Layout Net: 1 | Schematic Net: net1
==================+=================(sao 1)
Layout Net: 6 | OPEN
==================+======================
How to solve...
Thank you for your reply. nWell around pfet was missing solved it errors cleared
1666040512
However there is another error in LVS. Unmatched schematic pin labels. I tried tracing it back, but in vain. Any chance you can help on this ?
Thank you.
Hello,
I am completely new to this, I am trying to complete a module on Cadence Virtuoso Education kit. However, I got stuck on clearing some errors related to Design Rule Check (DRC). The circuit built is attached and layout. Anyone can help on this are these errors or just warnings I can...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
