Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by legend

  1. L

    Who design IC products with HV BCD process?

    Guys, who design IC product with HV BCD process? Can you tell me some papres?
  2. L

    How to design lock-in circuit in clock and data recovery?

    Hi, Guys, please help me!!! can tell how to implement lock detector in clock and data recovery?
  3. L

    who have level shift circuit?

    I want to shift DC voltage(0v~3v level shift to 0.5v~1.25v). who can help me? thanks in advance.
  4. L

    How to design large inverter with large capacitive load?

    Re: How to design large inverter with large capacitive load Hi, zhdwx, Do you have some papers about large load cap inverter? thank you in advance. Added after 4 minutes: Hi, guys., the output swing of Inverter is 0V~5V, load cap=1nf, on resistance =30 ohm. Inverter is used to drive...
  5. L

    How to design large inverter with large capacitive load?

    Hi,guys, can you tell how to design large size output drivers(inverter) with large capacitive loads,with low on resistance(30 ohm). How to design layout in order to avoid latch up?
  6. L

    input offset and systematic offset of opamp

    offset opamp random systematic Who can tell the differences between input offset and systematic offset of opamp?
  7. L

    Comparison of two stage opamp and folded cascode opamp.

    folded cascode op amp design tutorial Guys! who can tell me advantage and drawback of two -stage opamp and folded cascode opamp? Best regards!
  8. L

    How to apply info about noise in transient simulation ?

    Re: noise in transient Hi,Layes2, Just multipy the ac gain with the tran signal. Can you tell me why?
  9. L

    Looking for undervoltage lockout circuits!

    uvlo circuit If there is no Zener diode devices,How to design undervoltage lockout circuits? Best regards,
  10. L

    How to design high voltage regulator?

    Hi,all,can you tell how to design a linear voltage regulator in high voltage(40V) CMOS process? thanks.
  11. L

    How to design a Zener regulator?

    Hi,all Please help me! I want to dsign a zener regulator . can tell me how to design it ? thanks
  12. L

    MOSCAP as decoupling capacitor

    hi,xinsu, How to use reverse-biased junction diodes for ESD protection on chip? can you explain it more?
  13. L

    chopper stabilized amplifier design

    hi.nathan, very pleased to get your help! After i read these papers,i will ask for your advices.
  14. L

    chopper stabilized amplifier design

    chopper stabilized amplifiers design Hi,nathan, Thank you for your help! I can't understand the word"sinchronization",may you explain more about the chopper clock design?
  15. L

    chopper stabilized amplifier design

    chopper stabilized amplifier who had designed chopper stabilized amplifier? How to deal with two chopper clocks(ch1 and ch2). two chopper clocks must overlap?
See more

Part and Inventory Search

Back
Top