Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by lassyy

  1. L

    avanwaves linux version?

    Avanti(Synopsys) have other two kind wave tools: awaves and XP. I think XP is easy to use anf fast. why Synopsys do not release the linux version attach with star-simxt.
  2. L

    how to save the environment info for c@dence IC5

    In the directory /cdsdir/tools/dfII/cdsuser, there the system env set file.
  3. L

    How to design High Op-amp for OEIC?

    High Op-amp for OEIC Hi Anyone has the expirement about how to design a high speed Amp use for photo-diode signal amplifier. thanks
  4. L

    High speed CMOS level shift design

    Hi Any have he expirement or reference about a high speed(GHz) CMOS level shift from 1.8V to 3.3V. which can be used for DVI or LVDS transmitter? Thanks
  5. L

    Low load variation LDO design

    Anyone the have the article or expirement about it? Thanks
  6. L

    Anyone with LED full color video screen experience

    I am designing a color LED driver IC , It belong a power IC . The pole is How to get a controled and low RSon constant current source. Now, have not any solution yet. anybody have the expirement?
  7. L

    Looking for information on color LED Drive IC

    Color LED Drive IC Hi Anyone have the experiment or reference about color LED Drive IC . thanks
  8. L

    question about IC designflow

    Yes, you can, but first, you must have a spice/CDL netlist library of all units, if your gate level netlist is verilog netlist. you must translate it to spice or CDL netlist. general, i use "nettran" to do this, at last, combin the two netlists together.
  9. L

    BiCMOS Vs CMOS Vs SOI

    some material about CMOS and BiCMOS process
  10. L

    IC mask layout design and training files

    IC layout training IC mask layout design and training
  11. L

    material about clock synthesizers

    clock synthesizers material about synthesizers
  12. L

    good PLL sildes to download

    PLL sildes Good PLL sildes Warned for uploading publicly available files
  13. L

    BiCMOS Vs CMOS Vs SOI

    BiCMOS means Bipolar(mainly NPN PNP) and CMOS (mainly PMOS NMOS). CMOS is simpler than BICMOS.it need less mask layers.BiCMOS is more complexer than CMOS. it is mainly for high performance analog circuit. CMOS is mainly for digital circuit.
  14. L

    material of a PLL simulation

    A PLL simulation Hi This is material of a PLL simulation.
  15. L

    Which tools can do Layout Parasitics Extraction for ICs?

    basic on lpe and extraction Star-RC is good 3D LPE tool. And Star-rcxt is especially for Digital circuit LPE. But just for Sun-unix and HP-unix.

Part and Inventory Search

Back
Top