Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by kushan_s

  1. K

    Good Digital Design Questions

    Thank you Shobhitk for your efforts. I have attached a pdf with this post. It contains a few digital design problems often asked in interviews. Please note that it contains questions only.
  2. K

    Phyical Design Fundamentals (Via Insertion)

    Could anyone explain the difference between Timing Driven Double Via Insertion and Non Timing Driven Double Via Insertion ?
  3. K

    Synopsys Low Power Flow (Library Issues)

    Greetings colleagues, I am currently working on the Synopsys Low Power Flow Workshop (Lab 3 Synthesis). The library files used in this design are : 1) saed90nm_hvt_rdsr.db 2) saed90nm_lvt_rdsr.db 3) saed90nm_max_hth_hvt_rdsr.db 4) saed90nm_max_hth_lvt_rdsr.db I have specified the operating...
  4. K

    Hold Time and Set up time problem.....

    Please go through this thread : https://www.edaboard.com/threads/55766/
  5. K

    electromigration violations

    Signal Electromigration results from an increase in current density caused by the use of smaller line widths and higher operational speeds in IC Designs. It can lead to shorts or opens due to metal ion displacement caused by the flow of electrons. Resolving EM violations: 1. Load signal EM...
  6. K

    Fan out and Effective fan out

    Lets say you want to find out the delay of a gate : The delay of a gate consists of two components. One is the parasitic delay p (intrinsic delay of the gate and can be found out by considering the gate driving no load) and the other component is the stage effort f. Hence the delay d = f + p...
  7. K

    how to practice verilog.

    You can try out the examples in the book : FPGA Prototyping by Verilog Examples (Pong P Chu) It covers every aspect of Verilog and Digital Design and is the best book for beginners IMHO.
  8. K

    [SOLVED] What is change parameter and define verilog syntax to synthesis.

    For your query regarding 'define and parameter, go through this thread : https://www.edaboard.com/threads/72802/ Constant Propagation : Constant propagation is a very effective technique for area minimization,since it forces the synthesis tools to optimize the logic in both forward and...
  9. K

    Are there any project centres in bangalore to do M.E projects in VLSI?

    Yeah, you could try out M S Ramaiah School of Advanced Studies. Here is the link to its website : **broken link removed**
  10. K

    [SOLVED] request for vlsi physical design materials

    Check out this link to know the basics of the complete PD flow : **broken link removed** IMO, the best way to learn about the flow is to refer the Synopsys ICC Manual.

Part and Inventory Search

Back
Top