Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by krrao

  1. K

    Auto Instance Name Display in Virtuoso Layout

    Hi, I need to know is there any way to display the same instance names of the devices available in schematic in layout also. -- Regards
  2. K

    Difference between "PTUB" and "P-WELL"

    Both P-TUB and P-Well are one and the same.
  3. K

    Flip Chip Layout Requirements

    Hi, I am planning to tape out the layout as flip chip. I have few doubts to be cleared. Please someone help me.... 1) How is flip chip pad placement decided. 2) Does flip chip all pads has to be connected to ESD. 3) Do we require seal ring for the chip. 4) Do we require the corner cells for...
  4. K

    PcellEvalFailed : Needed Help

    Hi When I am placing a instance from my library into a new layout I am getting an box which has text "PcellEvalFailed". But I can open the cell without any errors. Please help me out. -- krrao
  5. K

    [SOLVED] Anybody having IC5141 Assura 317 download inks

    Hi Anybody is having download links for IC5141 and Assura 317
  6. K

    ESD and Latch Up protected Layout

    Hi prcken, You said layout the PMOS & NMOS as ESD devices. I am new to ESD layouts, will you please explain the 1st method elobarately. -- warm regards, krrao.
  7. K

    Why are double guard rings used.

    Hi eladla, It was confusing for me in the previous reply when you said NPNPNPNP. Thanks for the clarification. It answered my question.
  8. K

    Why are double guard rings used.

    Hi eladla, Can you please elobarate the 2nd part of your reply. "we want the regular thyristor, made of NPNP (this is NPN and PNP interleaved), to separate to NPNPNPNP and this combats the mutual beta factor boosting happening in the thyristor. For this we added both a P and N guard ring."
  9. K

    ESD and Latch Up protected Layout

    Hi All, If I have a inverter connected directly my pad, then how do I layout this inverter protecting from ESD and Latch Up issues ? please explain in details. consider for example W/L of PMOS = 200/0.5 amd W/L of NMOS = 75/0.5. -- warm regards, krrao.
  10. K

    Dummies for Resistors

    Hi All, Why do we use dummies for Resistors? For poly resistor we use dummies at the ends to avoid poly etching. Is it necessary to use dummies for N-well resistors also? if yes, then why? -- warm regards, krrao.
  11. K

    Why are double guard rings used.

    Hi All, Why are the double guard rings used? For a PMOS driver layout, what if I use a single guard ring? What are the advantages of using double guard ring? -- warm regards, krrao.
  12. K

    BGR and LDO design specifications for laying out.

    Hi All, What are the design specifications a layout engineer must know about the BGR and LDO circuits before laying out them apart from the layout constaints. -- Warm Regards, krrao.
  13. K

    Dracula DRC failed: Could not check out DRAC2CORE (2) 1.000000

    Re: Dracula DRC failed Hi , The license for Dracula is not checked out. Make sure that license is free and then give the run.
  14. K

    How to interface Dracula with Tanner L-Edit.

    Hi All, I am using Tanner L-Edit for Layouts and Cadence's Dracula for the verification. Can anybody can help me out in how to interface the Dracula with Tanner. Tanner works in Windows & Dracula in Linux. Pls if any body can provide me the detailed step by step procedure on verifiying...
  15. K

    How to interface Dracula with Tanner L-Edit.

    Hi All, I am using Tanner L-Edit for Layouts and Cadenc's Dracula for the verification. Can anybody can help me out in how to interface the Dracula with Tanner. Tanner works in Windows & Dracula in Linux. Pls if any body can provide me the detailed step by step procedure on verifiying (DRC...

Part and Inventory Search

Back
Top