Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you. Do you know any industry limits for leakage current in terms of nA? We are trying to find the industry range to pass or reject a board based on limits.
Hello,
How much leakage resistance that can I expect in a nominal PCB or is there any Industry standard for leakage resistance limit to say good or bad board? May be in the range of "ns"
Thx
Hi,
Can anyone use the component rule settings in PADS router? If I set the component rule for through hole components it won't recognize for inner layers.For example in DRC verification it shows the error only for component layer either it is top or bottom but not shows the error for inner...
I will split the boards into different regions and wants to perform the DRC's for each region not component wise.For better understanding please see the attached picture.[/url][/IMG]
Hi All,
In PADS 2009 area wise constraint setting is available like Allegro Constraint Manager.I tried to find it in PADS but I can't and can someone help me on this.
Kartik
Hi Everybody,
Currently I am using PADS2009 version.But my feel is the speed is very slow when compared to PADS 2007.2 version.Especially the pouring of plane layers is dead slow.Whether I have not installed properly or the Mentor itself created in such a fashion.
Regards,
Kartik
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
