Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by kadhan

  1. K

    Quality of Clock Tree Synthesys result

    Hi Thanks for your reply. I have one more doubt.... What will determine the number of levels in a clock tree while doing CTS?? Regards, Kad
  2. K

    Quality of Clock Tree Synthesys result

    Re: Quality of CTS result from Soc Encounter's report files Hi . Can uou please elaborate your answer..? Regards, Kad.
  3. K

    Quality of Clock Tree Synthesys result

    Quality of CTS result Hi all, I want to know how we can determine the quality of CTS results from Soc Encounter's report files. Pls help me.... Regards, Kad.
  4. K

    How to load primetime timing reports in Soc Encounter?

    ya gliss... you are right.... I am doing physical design in Cadence Soc Encounter and doing STA in Synopsys in Primetime. If we can import each violated path (from Primetime) into Soc Encounter, then it is easy to debug the layout of paths (physical view) in Encounter. Is there any direct...
  5. K

    How to load primetime timing reports in Soc Encounter?

    Hi all, I have a small doubt. Is there any way to load the timing reports generated from Primetime in Cadence Soc Encounter. If it is possible, it is very easy to debug the slack violated paths that reported by primetime. Regards, Kad.
  6. K

    Slew repair after post layout in encounter

    Hi kulyapinav, Do you mean optDesign -postRoute -drv option. regards, KaDz.
  7. K

    Slew repair after post layout in encounter

    Hi, How can we fix slew violations in Soc Encounter? Is there any optimization method in soc encounter or some other tool for doing this? Please help me for solving this. Thanks in advance..... Regards, KaDz.
  8. K

    Doubt regarding CTS Card - special vs regularRoute

    Doubt regarding CTS Card In my CTS Card , the description of clock routing is given below: #-- Special Route Type -- RouteTypeName specialRoute TopPreferredLayer 4 BottomPreferredLayer 3 PreferredExtraSpace 1 End #-- Regular Route Type -- RouteTypeName regularRoute TopPreferredLayer 4...
  9. K

    how to load violations in encounter from nanoroute

    Hi , In Nanoroute (standalone version ), we export ref file as pdi export_design -ref design.ref After routing using nanoroute it ends with some DRC Violations. The ref file contains all the violations . But i want to know how to load this violations in encounter. regards, Kad Added...
  10. K

    librarys used in the EDA tools

    Hi, tif is same as .lib ( It contains timing information) cdb is noise library. (cdb is input for Cadence CeltIC)
  11. K

    how to load violations in encounter from nanoroute

    how to load violation in encounter from nanoroute Hi, how to load violation report in Cadence SoC encounter from nanoroute??? Please help.
  12. K

    Congestion distribution in Soc Encounter

    thanks a lot 4 ur reply...
  13. K

    Congestion distribution in Soc Encounter

    encounter how to route congestion Hi, I want to know one more thing.... What is the significance of -1 to -20 in the log file regards, KAdhan
  14. K

    Congestion distribution in Soc Encounter

    gcell encounter Thanks for your reply... Actually i want to know the congestion distribution in Trial Route. The file look like this... Congestion distribution: Remain cntH cntV -------------------------------------- -20: 2 0.00% 36 0.00% -19: 0 0.00% 8...
  15. K

    schematic tracer in simvision

    Ok... it works... Thanks for ur reply....
See more

Part and Inventory Search

Back
Top