Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by johnny_k

  1. J

    steps to verify SPI in slave mode

    Could anybody tell the steps to verify SPI in slave mode? What are the checks are required for proper verification?
  2. J

    Please suggest the way to understand new IP

    Thanks fcfusion! I'm working on that. I have one more question about testing speed , as I2C comes with different modes (e.g. standard, fast, high-speed), could you please suggest the way to verify it.
  3. J

    Please suggest the way to understand new IP

    Hello Friends, I'm new in this field. I'm having difficulties to understand the verification of I2C IP (consists the verilog code and testbenches in both master and slave mode). Could anyone suggest what is the right way to understand the new IP and verification process? what are the checks...

Part and Inventory Search

Back
Top