Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am reading Behzad Razavi's "Design of Integrated Circuits for Optical Communication". In Eq. (2.2), it describes the power spectrum of a random binary bit sequence as,
Sx(f) = (1/Tb) * |P(f)|^2,
where x(t) = Σ bk * p(t-k*Tb) for bk = ±1 and P(f) = Tb*sinc(f*Tb)
Since...
Dear Friends,
I am an Analog/RF IC design engineer working in a world's well-known IC foundry located in Ottawa, Canada. My job responsibility is to design high-speed PLLs and IOs. I also have a Ph.D. in the RF/Analog IC design field.
I recently have special interest in developing a...
Hi, Folks,
I observed non-linear relationship of oscillation frequency vs. supply current in a simple 3-stage single-ended ring oscillator as shown in the attached plot. Can anyone explain or provide reference to derive this relationship.
Thanks.
Hello, Folks,
I am looking for a pair of Active Noise Cancellation (ANC) headphones that could cancel human speaking. But almost all headphones in the market are just cancelling the low-frequency noises such as engine or fan. I do not understand why the higher-frequency parts of human voices...
Hello, Folks,
An online tutorial (Intel SI Fundamentals Short Course - Equalization) shows an TX Pre-emphasis FIR filter has such frequency response:
The green line in the above figure shows that there is a dip at 6.4GHz for the 6.4Gb/s data transmission. I do not understand why there...
Dear Folks,
I observed that for a pair of complementary transmission-gates (PMOS//NMOS), the DC ON-resistance increases as temperature rises. It seems contradicting that the threshold voltage of transistors (Vth) becomes smaller as temperature rises such that the overdrive across each of...
mtwieg:
Thank you for your kind reply. Yes, I am designing a DC-DC converter for 1.8V power good detection. Either too high or too low will generate power error signals. If you have some good application specific documents, could you please reference them?
Thank you.
Hello, Folks,
I am working on Power Good(OK) IC circuits lately, but could not find any good reference books and papers. Can anyone recommend any good books and papers for this subject?
Thank you.
Dear Folks,
I am installing Caliber 2011 versions (ixl_cal_2011.4_35.27 for 64bit linux and x86_cal_2011.4_35.27 for 32bit linux) on Cadence IC615 with IBM-0.13um CMRF8SF design kit.
In Cadence virtuoso IC layout menu, I can successfully pop up the Caliber interface with Runsets, but...
Dear folks,
I am using the Assura QRC for IBM 0.13um cmrf8sf process. It gives such errors:
*Error* No library model for device "TIE ivpcell substrateLib"
*Warning*(DB-270210): dbOpenCellViewByType: Library 'substrateLib" does not exist.
Could somebody please help.
Thank you.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.