Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by jinxingsun

  1. J

    Is PLL behavior model available here?THX.

    who has the all digital pll's behavior model ?thanks
  2. J

    digital PLL and analog PLL

    simulation pll spice flip flop The digital PLL have many advantages such as lower cost,easier fabrication,drift-free components and absense of tolerance problesms.
  3. J

    A book for Bias circuit equation

    John and Martin .Analog integrated circuit design
  4. J

    how to obtain good PSRR for two stage amplifier?

    You can use the cascode structure.
  5. J

    OD layer what does it mean in TSMC process

    od tsmc The sizes of MOS is up to the OD area.
  6. J

    solution manual for allen holberg

    I think there is no solution manual in this website.
  7. J

    What is the relation between Loop BW and other parameters of PLL?

    Charge pump PLL You can download this book in this website.
  8. J

    How to design a VCXO?

    The key element in VCXO is varactor,so you should design a good varactor at first.
  9. J

    Which block should I choose?

    PLL and frequency synthesizer are important blocks in RFIC.
  10. J

    What is the relation between Loop BW and other parameters of PLL?

    Charge pump PLL 1 To minimize output phase jiffter due to external noise ,the loop bandwidth should be made as narrow as possible. 2 To minimize transient error due to signal modulation , to minimize output jitter due to internal oscillator noise ,or to obtain best tracking and acquisition...
  11. J

    Searching for Spice model of the 480K crystal

    480K crystal model cp:2.399e-10 cs:1.790596e-11 rs:12.74 ls:6.497573e-3
  12. J

    CMOS inverter layout design

    simulate cmos inverter using microwind The book of 'CMOS Circuit Design, Layout, and Simulation' is enough!
  13. J

    small-signal simulation voltage gain

    If you put op in the closed loop structure to make AC simulation,then you needn't have the DC value in the voltage source.
  14. J

    Which book is the best one for us to study switching power!!

    1 Switching power supply design A I.Pressman 2 Pratical switching power supply design M C.Brown
  15. J

    what kind of switch is better?

    CMOS is the best because the resistance is almost constant and low!

Part and Inventory Search

Back
Top