Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by jingxuelu

  1. J

    how to let cadence 2005 read the file created by cadence2007

    Hi, I was using cadence 2007 virtuoso, and the schematic file with extension sch.oa, somehow i have to use cadence 2005, how to let cadence 2005 read sch.oa?
  2. J

    cmdmprobe, why there is netlist problem when i use it

    osshnl netlist error i will try, thanks
  3. J

    cmdmprobe, why there is netlist problem when i use it

    cmdmprobe Hi, I'm trying to use cmdmprobe to check the stability of my gain boosting opamp, but after i added it, i found i cann't start to simulate the circuit. The simulation log outputs: ERROR (OSSHNL-318): Unable to determine switch master for instance 'evinj' in cell 'cmdmprobe'...
  4. J

    Gain boosting circuit design

    Thanks. Added after 1 hours 43 minutes: Is it really necessary? I didn't add CMFB for the boosting cell, and it works. In my opinion, the gain boosting celling is negtive feedback for both differential signal and commom mode signal, so it is not necessary to add CMFB, am I right?
  5. J

    Gain boosting circuit design

    gain boosting circuit I have a question on gain boosting circuit, for the differential OTA, you need use CMFB circuit, however, so what the gain boosing amplifier in the differential OTA, they are basically differential amp as well, so do they need CMFB to set the correct CM level?
  6. J

    How to simulate the transconductor?

    How to expand the linear range of the transconductor?
  7. J

    how to simulate the linearity of transconductor

    Hi, How to simulate the linearity of transconductor? If loaded the tranconductor by capacitor, it turns to be gm-c integrator, and the ouput has been integrated,including the dc offset . The result is not accurate, i guess. SO is that means i have to put resistor as load to simulate the...
  8. J

    THD-cadence simulation

    way to caculate thd i tried rectangular and hamming windown for 500k ideal sine wave (one cycle), rectangular windown can give me right result, but hamming window will give me wrong result(has big 2nd order harmonic), is there anyone who can explain this?
  9. J

    loop gain \measurement

    you can break the loop at the Vctrl (from CMFB), then add ac to Vctrl, and shut down the differental ac, do ac analysis, then check the CM gain and phase margin of your CM loop, if it is not enough, you can compensate it by add capacitor at the output node (very similar as compensating...
  10. J

    RE-THD cadence simulation--inconsistent results

    thd inconsistent results [/img] I'm still confused about the THD simulation result, I pasted the simulation figure, the left one is sinewave, and right one is the DFT simulation (only sampled the last period as LvW suggested) with rectangula window, from the DFT simulation I found there is no...
  11. J

    THD-cadence simulation

    thd fourier series good idea
  12. J

    THD-cadence simulation

    cadence values for sin I simulated THD using the last period, and ic6.x gave me a value of 9.4e-1 for 1vpp 500k sine output. so what is the unit of thd, 9.4e-1 is too large, but i cann't find very big harmonic distortion from dft simulation
  13. J

    THD-cadence simulation

    simulated thd vs frequency Hi, shw, san, Lvw thanks for your help, let me try one
  14. J

    THD-cadence simulation

    frequency spectrum simulation cadence Does anyone know how to simulate THD in circuit design environment of cadence ic6.1 version? how to right the thd() expression with calculator?

Part and Inventory Search

Back
Top