Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am trying to use Calibre to extract layout with the MOSIS AMI C5 technology library. The DRC and LVS performed by Calibre pass successfully. In order to perform extraction, I set the file "xrc.rf" to be the rule file which includes the file "Calibre_XRC_amis500cxakxx_ttt.rf". When I hit "run...
leq clock cell
While doing the clock tree synthesis using Astro, I always get the warning message "No Buffer/Inverter's LEQ classes in CG" and the CTS process will just stop there.
To resolve this issue, I tried to specify LEQ cells in Clock Common Options and still got the same message. I...
Re: clock tree simulation
Thanks for your reply. It is helpful. The DC Compiler can give a power analysis. But I want a more accurate one so as you said I might need Star-RCXT to create the netlist. I will keep trying and let you know. Please advise if any more suggestions. Thanks,
clock tree simulation
I have question about how to simulation a clock tree using HSPICE or Nanosim for power and noise information on clock tree.
The procedure I am thinking is to extract clock tree from the design and then simulate. How can I extract clock tree? Can I use Astro or IC compiler...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
