Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks, avi.
I agree your description above.
However, for project timing sign off condition. Is it necessary to take Typical corner as one sign off condition, if the foundry just recommend to do worst/best, worst LT/best HT as sign off condition?
we have schematic , but now we want to implement it using SE .
So , could we transfer schematic in cds5.0 to verilog netlist . so that we can use foundry's library to PR our product.
Please help , thanks a lot!
If cadence really do so, there must be some reason .
But since there are littile different between GCF and SDC, i think it is not bad to learn GCF in SE first.
Thanks kctang.
SE or Apollo
I now find the constraint file format is not same for SE and Astro.
SE is using GCF which was created by cadence few years ago.
Astro may use SDC for its own constraint format.
sigh~! I begin to feel that i could not keep the pace of the developing of EDA tools!
So , system...
Roger, Kctang.
But ,is there any compatiblity between GCF and SDC?
And i have noticed that SDC is the timing constraints from synopsys design compiler. If it is true, that means cadence will use synopsys constraint file format in its product : Encounter?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.