Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I had use clockDesign for clock synthesis as following command.
clockDesign -specFile A.ctstch -outDir clock_report
When I use displayClockMinMaxPaths to report the path will get bigger clock latency compare to what I got in clock_report (said 20%).
If I use "ckSynthesis" instead, the report...
We usually using "two flip-flop synchronizer" to prevent metastable (one bit control signal metioned here.), but it introduce 2T latency for these synchronizer.
Typically, these 2 D-FF will be two rising edge D-FF.
Can we using 2 D-FF? And first one is rising trigger D-FF and second one is...
V5 clock skew
If my design is using the global clocking resources (BUFG). Is that guarantee the clock skew will be small? And what kind of value is make sense? 200ps or 500ps!
Thanks!
What is typecal setting of transition time in CTS constraint? 1/10 clock period.
If my design is 100Mhz. I set the transition time as 200ps. I can get better performance because the D-FF setup time will get smaller. But,meanwhile, more buffer will add to the design. If I set the transition time...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
