Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
above figure is for during charging capacitor when both are connected parallel with same type capacitors
when connecting two charging capacitors connected parallel the result value between capacitors zero.
And one more thing if you apply KVL rule then also the result between the...
Charged capacitors are connected in parallel means nothing but two voltage sources are connecting parallel
it is totally depends on internal Resistance of that capacitor if the both the capacitors similar the voltage is zero
if the different then it depends on respective capacitors ESR values i...
NO because the resistance is constant so it is not safe that cable...
your power calculations is ok but do the power calculation with respective Resistance
suppose Resistance is x Ohm
at 111A at 230V the Power loss in that cable = 111*111*x
so if the current increase more than 111A may the...
run the signal with respective planes(i.e. particular signal return path)
use ferrite beads
By adding noise filtering circuit at entering signals (at connectors)
Run shield plane edeges on board
dont run sensitive singals which are clock realted near to power regulator or DC DC converter cirucits
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
