Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
if we use a
1)if and else if statement in verilog for generating a multiplexer and synthesize the code
what will be the output looks like..
will it be a priority encoder or a Mux.
2) Do we need to declare the output of a assignment statement as wire incase of a combinational circuit
3) Do...
i am new to backend.
the gate length means u mean the w/l ratio or something like that or npn or pnp transistor thickness.
can u explain little deeper or anyother weblink or good book for reading
1) A single ALM has max of 8 input
ie 2 LUTs or ALUTs
either it can have same size or different size.
eventhough the max input is 8 we are using only 7 inputs in all the cases .
2) can anyone tell me some differences between @ltera ALM and what is the equivalent in Xilinx. ( ALM_...
1) A single ALM has max of 8 input
ie 2 LUTs or ALUTs
either it can have same size or different size.
eventhough the max input is 8 we are using only 7 inputs in all the cases .
2) can anyone tell me some differences between Altera ALM and what is the equivalent in Xilinx. ( ALM_ Adaptive...
Re: can anyone tell me
i didnt mean i will give 10 points.what i mean is please explain me with atleast 10 difference ( points ) between prototyping and emulation.
in wikepedia i searched already and i am not conviced by the way he explains:
"A key distinction between an emulator and an FPGA...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.