Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by icfb

  1. I

    What are the advantages of using a unity gain buffer in the charge pump in PLL?

    Re: charge pump question hello, Should you tell me what the SPEC of the unity gain buffer. And if the CP is working at 50MHz, how about the bandwidth of the unit gain buffer? thank you!!
  2. I

    strange problem of IC5033 on Redhat LINUX AS3 u8

    I also have this problem, how to solute it. thank you! Error found by spectre during hierarchy flattening. V0: Waveform type must be specified if any waveform parameters are given. spectre terminated prematurely due to fatal error.
  3. I

    What are the types of PFD in PLL?

    how many types PFD? anybody can tell me more types PFD and how they work? thanks! And how to sim the phase noise of the PFD? thanks a lot!
  4. I

    how to confirm the PLL is locked?

    how to confirm the PLL is locked by the signals of "UP" and "DOWN" thank you
  5. I

    how to solve the problem"soft connect"?

    when I run DRACULA lvs , there are warning"SOFT-CONNECTING MULTIPLE NODES IN UPPER LAYERS TO ONE POLYGON REGION IN: LPWELL" how to solve? thanks!
  6. I

    how to write a batch process to run dracula DRC and LVS?

    batch drc and lvs When we run DRC and LVS, we should input orders step by step just as "PDRACULA, get rul, jxrun.com" how to write a batch process to run all the orders? Thank you!
  7. I

    How to Invoke Assura into the Cadence DFII Frame Work

    assura cadence hi where can it be downloaded? could you share it? thank you!
  8. I

    Is Assura included in IC5033?

    hi could you share the ASSURA ? I want to use it . thank you very much.
  9. I

    how to do post-layout simulation

    thank you! but i use spectre of CADENCE, what should i do? Before doing PRE, must LPE be done? when i do LPE, i get the SPICE format netlist. how should I use this SPICE format netlist in SPECTRE? thanks!
  10. I

    how to do post-layout simulation

    after layout, how to do post-layout simualtion with DRACULA? thanks!
  11. I

    What non-idealities will affect the SA type ADC accuracy?

    Re: Accuracy of SA ADC hi,uladz55 Do you have the ebook "R. Gregorian, Introduction to CMOS Op-amps and comparators" thank you!
  12. I

    about offset cancelling in comparator

    hi piao, could you offer me the file? thank you
  13. I

    about offset cancelling in comparator

    hi sunking, how to use chopped method ? Please tell me. thank you
  14. I

    about offset cancelling in comparator

    how to implement offset cancellling in comparator or AMP? Anybody have some good circuits? thanks!
  15. I

    I need some materials on analog layout techniques and issues

    analog layout issues anybody have the other layout book by Christopher Saint but not the IC Basic
See more

Part and Inventory Search

Back
Top