Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by ic_design

  1. I

    Who have used the open core of 8051 CPU?

    8051 processor open core Dear All, I am designing an IC that 8051 CPU is used. Who have used the open core of 8051 CPU? Could you please recommend one to me? And I want to know if the open core can be used in a product securely. Thanks.
  2. I

    Any good SOC design methodology books and documents?

    I recommend book: From ASICs to SOCs: A Practical Approach by Farzad Nekoogar, Faranak Nekoogar https://www.amazon.com/exec/obidos/tg/detail/-/0130338575/ref=pd_sim_b_2/104-5553781-8410368?%5Fencoding=UTF8&v=glance
  3. I

    I need some help on Synopsys constraints.

    As a digital pad, it had better be a input or output pin.
  4. I

    What is the functional difference between ARM and Pentium 4?

    related ARM processors The ARM is a embedding CPU.
  5. I

    how to manage a IC design project

    First you must know : (1) Design Flow (2) IC Design Knowledge: can find solution to any question in project (3) System Spec. And then, you must have a schedule, and must do the best you could finish it on schedule.
  6. I

    What's the diference between NAND & NOR Flash?

    NOR technology flash features highspeed, random access to bit storage and low error rates, but offers less density than NAND flash technology. It has high endurance—that is, it can reliably support up to one million program/erase cycles without requiring error correction NAND technology ties a...
  7. I

    How to eliminate "assign" after DC synthesis?

    "edit it directly" is not the best method. you had better use "set_fix_multiple_port_nets".
  8. I

    Question about netlist simulation?

    DC only give a simple timing report. You had better pass STA.
  9. I

    Writing testbench in verilog or e language?

    Verilog is the most portable, it is very fast.
  10. I

    Opinions/experience with subj Java card

    Java cards Hi, ST22 is a Smart Card IC that can be used as sim Card, but Jsmart is a multimedia application processor.
  11. I

    Could you recommend a good book for ARM design

    I'm going to using ARM core to design an IC, could you recommend a good book? Thanks.
  12. I

    a problem that simulate using modelsim simulator

    You can ignore it.
  13. I

    Looking for USB2.0 PHY IP

    Yes, PHY must be designed as an analog block, so must base on one process.
  14. I

    Mix Analog and Digital design verification??

    ADMS is a very goog tool for mix-simulation. but it is very slow. Now I am using Hsim and verilog-xl, this is more fast.
  15. I

    [SOLVED] Which is the best layout tools?

    I thinks the SE is the best.
See more

Part and Inventory Search

Back
Top